5



ABSTRACT

The invention concerns a clock and data recovery circuit as well as a method for clock and data recovery using three or more clock phases of a reference clock for locking a data signal and the clock signal yielding a very stable phase alignment of the data and clock signals.